mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-08-22 06:07:26 +02:00
5 lines
180 B
Verilog
5 lines
180 B
Verilog
 
|
// Any inverters not folded into LUTs are mapped to a LUT of their own
|
||
|
|
module \$__CC_NOT (input A, output Y);
|
||
|
|
CC_LUT1 #(.INIT(2'b01)) _TECHMAP_REPLACE_ (.I0(A), .O(Y));
|
||
|
|
endmodule
|