mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-09-05 19:36:55 +02:00
8 lines
72 B
Verilog
8 lines
72 B
Verilog
|
interface iface;
|
||
|
|
endinterface
|
||
|
|
|
||
|
|
module a (
|
||
|
|
iface x = 1'b0
|
||
|
|
);
|
||
|
|
endmodule
|