mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-09-06 03:52:06 +02:00
4 lines
74 B
Verilog
4 lines
74 B
Verilog
 
|
module cmos_demo(input a, b, output [1:0] y);
|
||
|
|
assign y = a + b;
|
||
|
|
endmodule
|