mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-08-22 06:07:26 +02:00
9 lines
96 B
Verilog
9 lines
96 B
Verilog
|
module top(...);
|
||
|
|
|
||
|
|
input [7:0] A;
|
||
|
|
output [7:0] B;
|
||
|
|
wire [7:0] C = 3;
|
||
|
|
assign B = A + C;
|
||
|
|
|
||
|
|
endmodule
|