This website requires JavaScript.
Explore
Help
Sign In
luke
/
yosys
Watch
1
Star
0
Fork
0
mirror of
https://github.com/YosysHQ/yosys.git
synced
2026-08-22 14:17:27 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
emil/quicklogic-macc-dspv2
yosys
/
tests
/
various
/
reg_wire_error.ys
T
Add File
New File
Upload File
Apply Patch
Copy Permalink
2 lines
35 B
Plaintext
Raw
Permalink
Normal View
History
Unescape
Escape
reg_wire_error test needs the -sv flag so it is run via a script so it had to be moved out of the tests/simple dir that only runs Verilog files
2018-06-05 12:15:59 +03:00
read_verilog -sv reg_wire_error.sv
Reference in New Issue
Copy Permalink