mirror of https://github.com/YosysHQ/yosys.git
8 lines
106 B
Verilog
8 lines
106 B
Verilog
|
module simple(I1, I2, O);
|
||
|
|
input wire I1;
|
||
|
|
input wire I2;
|
||
|
|
output wire O;
|
||
|
|
|
||
|
|
assign O = I1 | I2;
|
||
|
|
endmodule
|