This website requires JavaScript.
Explore
Help
Sign In
luke
/
yosys
Watch
1
Star
0
Fork
0
mirror of
https://github.com/YosysHQ/yosys.git
synced
2026-08-22 06:07:26 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
emil/opt_expr-limit-effort
yosys
/
tests
/
various
/
fib_tern.ys
T
Add File
New File
Upload File
Apply Patch
Copy Permalink
7 lines
100 B
Plaintext
Raw
Permalink
Normal View
History
Unescape
Escape
verilog: support recursive functions using ternary expressions
2021-02-12 14:25:34 -05:00
read_verilog fib_tern.v
hierarchy
proc
equiv_make gold gate equiv
equiv_simple
equiv_status -assert
Reference in New Issue
Copy Permalink