mirror of https://github.com/YosysHQ/yosys.git
4 lines
32 B
Verilog
4 lines
32 B
Verilog
|
module a #(p = 0)
|
||
|
|
();
|
||
|
|
endmodule
|