mirror of https://github.com/YosysHQ/yosys.git
3 lines
41 B
Verilog
3 lines
41 B
Verilog
|
module a(input wire x = 1'b0);
|
||
|
|
endmodule
|