mirror of https://github.com/YosysHQ/yosys.git
6 lines
55 B
Verilog
6 lines
55 B
Verilog
|
module a;
|
||
|
|
initial
|
||
|
|
begin : label1
|
||
|
|
end: label2
|
||
|
|
endmodule
|