yosys/tests/errors/syntax_err04.v

mirror of https://github.com/YosysHQ/yosys.git
module a;
wire [3]x;
endmodule
Rename the generic "Syntax error" message from the Verilog/SystemVerilog parser into unique, meaningful info on the error. Also add 13 compilation examples that triggers each of these messages. 2018-10-25 01:37:56 +02:00			`module a;`
			`wire [3]x;`
			`endmodule`