mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-08-22 14:17:27 +02:00
21 lines
355 B
Plaintext
21 lines
355 B
Plaintext
|
read_verilog -specify <<EOT
|
||
|
|
(* abc9_box, blackbox*)
|
||
|
|
module box(input clk, d, output reg q, output do);
|
||
|
|
parameter P = 0;
|
||
|
|
always @(posedge clk)
|
||
|
|
q <= d;
|
||
|
|
assign do = d;
|
||
|
|
specify
|
||
|
|
(posedge clk => (q : d)) = 1;
|
||
|
|
(d => do) = 1;
|
||
|
|
endspecify
|
||
|
|
endmodule
|
||
|
|
|
||
|
|
module top(input clk, d, output q);
|
||
|
|
box i1(clk, d, q);
|
||
|
|
endmodule
|
||
|
|
EOT
|
||
|
|
hierarchy
|
||
|
|
abc9 -lut 4
|
||
|
|
abc9 -lut 4
|