237 lines
7.1 KiB
XML
237 lines
7.1 KiB
XML
v {xschem version=3.4.4 file_version=1.2
|
|
*
|
|
* This file is part of XSCHEM,
|
|
* a schematic capture and Spice/Vhdl/Verilog netlisting tool for circuit
|
|
* simulation.
|
|
* Copyright (C) 1998-2024 Stefan Frederik Schippers
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
|
|
}
|
|
G {}
|
|
K {}
|
|
V {}
|
|
S {}
|
|
E {}
|
|
L 2 85 -895 85 -665 {}
|
|
L 2 125 -895 125 -665 {}
|
|
L 2 165 -895 165 -665 {}
|
|
L 2 205 -895 205 -665 {}
|
|
L 2 245 -895 245 -665 {}
|
|
L 2 285 -895 285 -665 {}
|
|
L 2 325 -895 325 -665 {}
|
|
L 2 365 -895 365 -665 {}
|
|
L 2 45 -865 375 -865 {}
|
|
L 2 45 -825 375 -825 {}
|
|
L 2 45 -785 375 -785 {}
|
|
L 2 45 -745 375 -745 {}
|
|
L 2 45 -705 375 -705 {}
|
|
L 4 45 -905 45 -645 {}
|
|
L 4 35 -665 385 -665 {}
|
|
L 4 85 -665 85 -655 {}
|
|
L 4 125 -665 125 -655 {}
|
|
L 4 165 -665 165 -655 {}
|
|
L 4 205 -665 205 -655 {}
|
|
L 4 245 -665 245 -655 {}
|
|
L 4 285 -665 285 -655 {}
|
|
L 4 325 -665 325 -655 {}
|
|
L 4 365 -665 365 -655 {}
|
|
L 4 35 -705 45 -705 {}
|
|
L 4 35 -745 45 -745 {}
|
|
L 4 35 -785 45 -785 {}
|
|
L 4 35 -825 45 -825 {}
|
|
L 4 35 -865 45 -865 {}
|
|
L 8 760 -500 760 -480 {}
|
|
L 8 740 -510 780 -510 {}
|
|
L 8 760 -530 760 -510 {}
|
|
L 8 770 -720 790 -720 {}
|
|
L 8 790 -720 807.5 -730 {}
|
|
L 8 810 -720 830 -720 {}
|
|
B 2 1270 -740 1690 -570 {flags=graph
|
|
y1 = -3.3e-05
|
|
y2 = 21
|
|
divy = 6
|
|
subdivy=1
|
|
x1=0
|
|
x2=0.001
|
|
divx=8
|
|
node="panel
|
|
led" unitx=m
|
|
color="7 4"}
|
|
B 2 1270 -570 1690 -400 {flags=graph
|
|
y1 = 0.0012
|
|
y2 = 6.3
|
|
divy = 4
|
|
subdivy=1
|
|
x1=0
|
|
x2=0.001
|
|
divx=8
|
|
unitx=m
|
|
color="7 4"
|
|
node="i(vpanel)
|
|
i(vled)"}
|
|
B 2 1270 -930 1690 -740 {flags=graph
|
|
y1 = -4.1e-08
|
|
y2 = 110
|
|
divy = 5
|
|
subdivy=1
|
|
x1=0
|
|
x2=0.001
|
|
divx=9
|
|
|
|
unitx=m subdivx=4
|
|
color="7 4"
|
|
node="\\"Panel power; i(vpanel) v(panel) *\\"
|
|
\\"Led power; i(vled) v(led) *\\""}
|
|
B 18 45 -850 300 -665 {}
|
|
A 8 300 -850 5.590169943749475 243.434948822922 360 {}
|
|
P 7 6 375 -665 320 -821.25 315 -835 302.5 -850 290 -855 45 -865 {}
|
|
P 8 5 760 -500 770 -500 760 -510 750 -500 760 -500 {fill=true}
|
|
T {2.5} 75 -645 0 0 0.2 0.2 {}
|
|
T {5.0} 115 -645 0 0 0.2 0.2 {}
|
|
T {7.5} 155 -645 0 0 0.2 0.2 {}
|
|
T {10.0} 195 -645 0 0 0.2 0.2 {}
|
|
T {12.5} 235 -645 0 0 0.2 0.2 {}
|
|
T {15.0} 275 -645 0 0 0.2 0.2 {}
|
|
T {17.5} 315 -645 0 0 0.2 0.2 {}
|
|
T {20.0} 355 -645 0 0 0.2 0.2 {}
|
|
T {2.5} 15 -870 0 0 0.2 0.2 {}
|
|
T {2.0} 15 -830 0 0 0.2 0.2 {}
|
|
T {1.5} 15 -785 0 0 0.2 0.2 {}
|
|
T {1.0} 15 -750 0 0 0.2 0.2 {}
|
|
T {0.5} 15 -710 0 0 0.2 0.2 {}
|
|
T {25C, 1000W/m2} 170 -920 0 0 0.2 0.2 {}
|
|
T {V} 390 -655 0 0 0.4 0.4 {}
|
|
T {I} 20 -910 0 0 0.4 0.4 {}
|
|
T {SOLAR PANEL} 125 -945 0 0 0.4 0.4 {}
|
|
T {Maximum Power} 287.5 -870 0 0 0.2 0.2 {layer=8}
|
|
T {2x10 1W white LED} 1230 -340 0 0 0.4 0.4 {layer=8}
|
|
T {IDEAL Diode} 660 -470 0 0 0.4 0.4 {layer=8}
|
|
T {2xseries 1W white LEDs} 1250 -230 0 0 0.4 0.4 {}
|
|
T {Select one or more graphs (and no other objects)
|
|
and use arrow keys to zoom / pan waveforms} 1190 -1010 0 0 0.3 0.3 {}
|
|
N 80 -450 80 -430 {lab=SRC}
|
|
N 1050 -250 1140 -250 {lab=0}
|
|
N 1140 -290 1140 -250 {lab=0}
|
|
N 680 -650 770 -650 {lab=PANEL1}
|
|
N 1050 -480 1080 -480 {lab=VO}
|
|
N 1050 -480 1050 -350 {lab=VO}
|
|
N 1050 -290 1050 -250 {lab=0}
|
|
N 570 -650 620 -650 {lab=PANEL}
|
|
N 1050 -650 1050 -480 {lab=VO}
|
|
N 610 -870 610 -810 {lab=CTRL1}
|
|
N 860 -650 900 -650 {lab=SW}
|
|
N 860 -650 860 -530 {lab=SW}
|
|
N 830 -650 860 -650 {lab=SW}
|
|
N 80 -450 170 -450 {lab=SRC}
|
|
N 860 -250 1050 -250 {lab=0}
|
|
N 1020 -650 1050 -650 {lab=VO}
|
|
N 385 -450 385 -420 {lab=PANEL}
|
|
N 385 -360 385 -310 {lab=0}
|
|
N 1140 -480 1180 -480 {lab=LED}
|
|
N 1140 -480 1140 -350 {lab=LED}
|
|
N 230 -450 310 -450 {lab=PANEL2}
|
|
N 385 -450 460 -450 {lab=PANEL}
|
|
N 860 -470 860 -430 {lab=#net1}
|
|
N 860 -370 860 -250 {lab=0}
|
|
N 820 -500 820 -470 {lab=#net1}
|
|
N 820 -470 860 -470 {lab=#net1}
|
|
N 820 -530 820 -520 {lab=SW}
|
|
N 820 -530 860 -530 {lab=SW}
|
|
N 370 -450 385 -450 {lab=PANEL}
|
|
N 570 -250 860 -250 {lab=0}
|
|
C {title.sym} 160 -40 0 0 {name=l1 author="Stefan Schippers"}
|
|
C {code_shown.sym} 305 -205 0 0 {name=CONTROL value=".tran 5n 1000u uic
|
|
.print tran format=raw file=solar_panel_xyce.raw v(*) i(*)
|
|
"}
|
|
C {code.sym} 15 -225 0 0 {name=MODELS value=".MODEL DIODE D(IS=1.139e-08 RS=0.99 CJO=9.3e-12 VJ=1.6 M=0.411 BV=30 EG=0.7 )
|
|
.MODEL SWMOD1 VSWITCH VON=0.01 VOFF=-0.01 RON=0.01 ROFF=1e7
|
|
"}
|
|
C {vsource.sym} 80 -340 0 0 {name=V1 value=21}
|
|
C {lab_pin.sym} 80 -310 0 0 {name=l3 sig_type=std_logic lab=0}
|
|
C {res.sym} 80 -400 0 0 {name=R1
|
|
value=1.4
|
|
footprint=1206
|
|
device=resistor
|
|
m=1}
|
|
C {lab_pin.sym} 460 -450 0 1 {name=l4 sig_type=std_logic lab=PANEL}
|
|
C {lab_pin.sym} 80 -450 0 0 {name=l5 sig_type=std_logic lab=SRC}
|
|
C {lab_pin.sym} 570 -250 0 0 {name=l6 sig_type=std_logic lab=0}
|
|
C {ammeter.sym} 1110 -480 3 0 {name=Vled}
|
|
C {ind.sym} 930 -650 3 1 {name=L1
|
|
m=1
|
|
value=40u
|
|
footprint=1206
|
|
device=inductor}
|
|
C {lab_pin.sym} 1180 -480 0 1 {name=l7 sig_type=std_logic lab=LED}
|
|
C {lab_pin.sym} 610 -870 0 0 {name=l8 sig_type=std_logic lab=CTRL1}
|
|
C {lab_pin.sym} 860 -590 0 1 {name=l9 sig_type=std_logic lab=SW}
|
|
C {capa.sym} 1050 -320 0 0 {name=C1
|
|
m=1
|
|
value=10u
|
|
footprint=1206
|
|
device="ceramic capacitor"}
|
|
C {ammeter.sym} 340 -450 3 0 {name=Vpanel}
|
|
C {lab_pin.sym} 1050 -440 0 1 {name=l10 sig_type=std_logic lab=VO}
|
|
C {vsource.sym} 610 -780 0 0 {name=Vset1 value="pulse -1 1 0 1n 1n 1.9u 5u"}
|
|
C {lab_pin.sym} 610 -750 0 0 {name=l13 sig_type=std_logic lab=0}
|
|
C {lab_pin.sym} 570 -650 0 0 {name=l2 sig_type=std_logic lab=PANEL}
|
|
C {ammeter.sym} 990 -650 3 0 {name=Vind}
|
|
C {capa.sym} 385 -390 0 0 {name=C2
|
|
m=1
|
|
value=10u
|
|
footprint=1206
|
|
device="ceramic capacitor"}
|
|
C {lab_pin.sym} 385 -310 0 0 {name=l11 sig_type=std_logic lab=0}
|
|
C {launcher.sym} 655 -105 0 0 {name=h2
|
|
descr="Simulate"
|
|
tclcommand="xschem netlist; xschem simulate"}
|
|
C {isource_table.sym} 1140 -320 0 0 {name=G2[9:0] CTRL="V(LED)" TABLE="
|
|
+ (0, 0)
|
|
+ (4.8, 5m)
|
|
+ (5.2, 15m)
|
|
+ (5.6, 46m)
|
|
+ (5.8, 80m)
|
|
+ (6.0, 115m)
|
|
+ (6.2, 157m)
|
|
+ (6.4, 202m)
|
|
+ (6.6, 245m)
|
|
+ (6.8, 290m)
|
|
+ (7.0, 337m)
|
|
+ (7.2, 395m)
|
|
+ (7.4, 470m)
|
|
+ (8.0, 750m)"
|
|
}
|
|
C {ammeter.sym} 650 -650 3 0 {name=Vsw}
|
|
C {ammeter.sym} 860 -400 2 0 {name=Vdiode}
|
|
C {bsource.sym} 200 -450 3 1 {name=B1 VAR=V FUNC="\{ (15-V(PANEL2) > 0) ?
|
|
+ I(Vpanel)*((15-V(PANEL2))/2.5 + 1.12) :
|
|
+ (18-V(PANEL2)> 0)?
|
|
+ I(Vpanel)*((18-V(PANEL2))**1.1/3) :
|
|
+ I(Vpanel)*(0.001) \}"
|
|
}
|
|
C {lab_wire.sym} 740 -650 0 0 {name=l12 sig_type=std_logic lab=PANEL1}
|
|
C {lab_wire.sym} 290 -450 0 0 {name=l14 sig_type=std_logic lab=PANEL2}
|
|
C {switch_v_xyce.sym} 800 -650 3 1 {name=S1 model=SWMOD1 state=OFF}
|
|
C {lab_pin.sym} 820 -690 0 1 {name=l15 sig_type=std_logic lab=0}
|
|
C {lab_pin.sym} 800 -690 0 0 {name=l16 sig_type=std_logic lab=CTRL1}
|
|
C {switch_v_xyce.sym} 860 -500 2 1 {name=S2 model=SWMOD1 state=OFF}
|
|
C {launcher.sym} 1200 -1050 0 0 {name=h3
|
|
descr="Select arrow and
|
|
Ctrl-Left-Click to load/unload waveforms"
|
|
tclcommand="
|
|
xschem raw_read $netlist_dir/[file tail [file rootname [xschem get current_name]]].raw
|
|
"
|
|
}
|