44 lines
1.5 KiB
Plaintext
44 lines
1.5 KiB
Plaintext
v {xschem version=3.4.6 file_version=1.2
|
|
*
|
|
* This file is part of XSCHEM,
|
|
* a schematic capture and Spice/Vhdl/Verilog netlisting tool for circuit
|
|
* simulation.
|
|
* Copyright (C) 1998-2024 Stefan Frederik Schippers
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
|
|
}
|
|
G {}
|
|
K {type=subcircuit
|
|
format="@name @pinlist @symname Ron=@Ron Roff=@Roff m=@m"
|
|
function1="U H 0 m"
|
|
function0="L U 1 m"
|
|
|
|
|
|
template="name=X1 m=1 Roff=1e9 Ron=0.1"}
|
|
V {}
|
|
S {}
|
|
E {}
|
|
L 4 0 5 0 30 {}
|
|
L 4 0 -30 0 -5 {}
|
|
L 4 -10 5 10 5 {}
|
|
B 5 -2.5 -32.5 2.5 -27.5 {name=plus dir=inout pinnumber=1 propag=1 goto=1}
|
|
B 5 -2.5 27.5 2.5 32.5 {name=minus dir=inout pinnumber=2 goto=0}
|
|
P 4 4 -0 5 -10 -5 10 -5 0 5 {fill=true}
|
|
T {@name} 15 -18.75 0 0 0.2 0.2 {}
|
|
T {@#0:net_name} 10 -28.75 0 0 0.15 0.15 {layer=15
|
|
hide=instance}
|
|
T {@#1:net_name} 10 20 0 0 0.15 0.15 {layer=15
|
|
hide=instance}
|