44 lines
1.8 KiB
XML
44 lines
1.8 KiB
XML
v {xschem version=3.4.4 file_version=1.2
|
|
*
|
|
* This file is part of XSCHEM,
|
|
* a schematic capture and Spice/Vhdl/Verilog netlisting tool for circuit
|
|
* simulation.
|
|
* Copyright (C) 1998-2024 Stefan Frederik Schippers
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
|
|
}
|
|
G {}
|
|
V {}
|
|
S {}
|
|
E {}
|
|
N 160 -280 240 -280 {lab=#net1}
|
|
N 300 -280 400 -280 {lab=#net2}
|
|
C {ipin.sym} 100 -150 0 0 {name=p0 lab=D}
|
|
C {opin.sym} 400 -150 0 0 {name=p2 lab=Q}
|
|
C {ipin.sym} 100 -100 0 0 {name=p4 lab=VSS}
|
|
C {switch.sym} 270 -280 1 0 {name=G5 TABLE="'VTH-0.1' 10G 'VTH+0.1' 10"}
|
|
C {capa.sym} 300 -250 0 0 {name=c1 m=1 value=1p}
|
|
C {lab_pin.sym} 250 -320 0 0 {name=p6 lab=VSS}
|
|
C {lab_pin.sym} 300 -220 0 1 {name=p7 lab=VSS}
|
|
C {ipin.sym} 100 -130 0 0 {name=p1 lab=G}
|
|
C {lab_pin.sym} 270 -320 0 1 {name=p3 lab=G}
|
|
C {buf.sym} 120 -280 0 0 {name=E5 TABLE="'VTH-0.1' 0 'VTH+0.1' VHI"}
|
|
C {buf.sym} 440 -280 0 0 {name=E1 TABLE="'VTH-0.1' 0 'VTH+0.1' VHI"}
|
|
C {lab_pin.sym} 120 -250 0 0 {name=p5 lab=VSS}
|
|
C {lab_pin.sym} 440 -250 0 0 {name=p8 lab=VSS}
|
|
C {lab_pin.sym} 480 -280 0 1 {name=p9 lab=Q}
|
|
C {lab_pin.sym} 80 -280 0 0 {name=p10 lab=D}
|
|
C {title.sym} 160 -30 0 0 {name=l1 author="Stefan Schippers"}
|