36 lines
1.2 KiB
Plaintext
36 lines
1.2 KiB
Plaintext
v {xschem version=3.4.6 file_version=1.2
|
|
*
|
|
* This file is part of XSCHEM,
|
|
* a schematic capture and Spice/Vhdl/Verilog netlisting tool for circuit
|
|
* simulation.
|
|
* Copyright (C) 1998-2024 Stefan Frederik Schippers
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
|
|
}
|
|
G {}
|
|
K {type=subcircuit
|
|
format="@name @pinlist @symname"
|
|
template="name=x1"
|
|
}
|
|
V {}
|
|
S {}
|
|
E {}
|
|
L 15 -260 -40 260 -40 {}
|
|
L 15 -260 30 260 30 {}
|
|
L 15 -260 -40 -260 30 {}
|
|
L 15 260 -40 260 30 {}
|
|
P 15 7 -240 -40 -240 -60 280 -60 280 20 260 20 260 -40 -240 -40 {fill=1}
|
|
T {@symname} -253 -26 0 0 0.6 0.6 {}
|