A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse.
Go to file
StefanSchippers 7fe79fb2bf
Initial commit
2020-08-08 15:30:49 +02:00
.gitignore Initial commit 2020-08-08 15:30:49 +02:00
LICENSE Initial commit 2020-08-08 15:30:49 +02:00
README.md Initial commit 2020-08-08 15:30:49 +02:00

README.md

xschem

A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse.