| .. |
|
bf.sch
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
bf.sym
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
eo.sch
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
eo.sym
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
ff.sch
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
ff.sym
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
iv.sch
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
iv.sym
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
latch.sch
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
latch.sym
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
nd2.sym
|
cleanup in print_spice_element(), print_verilog_primitive(), print_vhdl_primitive(), print_tedax_element(), parselabel allows ~ in node names (XSPICE inversion operator)
|
2020-10-13 02:52:37 +02:00 |
|
nr2.sym
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
ram.sch
|
fix: avoid doing any erc checking/highlights if a schematic is explicitly loaded without linking components to symbols. This is done for instances with (spice|verilog)_stop=true attributes set to prevent unwanted symbol expansion
|
2020-12-23 18:16:53 +01:00 |
|
ram.sym
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
ram_tb.sch
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
stimuli.test_ngspice
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
sync_reg.sch
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
sync_reg.sym
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
test_mos_verilog.sch
|
removed comment in schematic test_verilog_verilog.sch
|
2021-12-01 15:58:26 +01:00 |
|
test_mos_verilog.sym
|
added test_mos_verilog.sym example in top schematic page
|
2021-11-21 00:53:37 +01:00 |
|
test_ngspice.sch
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
test_ngspice.sym
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
testbench.sch
|
preserve ordering in verilog/VHDL signal/wire/reg declarations for consistent netlist hashing/checking
|
2021-12-15 15:17:45 +01:00 |
|
testbench.sym
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
ba15e21b24