stefan schippers
|
20359ed43e
|
update license info. Remove unneeded newline saving in version line of .sch/.sym files, remove c89 flag based on lib versions
|
2024-11-12 20:23:18 +01:00 |
stefan schippers
|
94bccc08d9
|
do not duplicate empty strings as NULLs in hash tables
|
2023-10-09 12:49:11 +02:00 |
Stefan Frederik
|
993c3a24c2
|
rename xschem_simulator/ n.sym and p.sym to ntrans.sym and ptrans.sym to avoid confusion with symbols in rom8k/; place tk_messageBox above right xschem window when using multiple (single process) windows.
|
2021-12-17 03:29:53 +01:00 |
Stefan Frederik
|
7efc446dae
|
Escape key (instead of Simulation menu entry, now removed) stops ongoing xschem internal simulator engine if running
|
2021-11-04 23:52:24 +01:00 |
Stefan Frederik
|
ebf0f0cf95
|
fixed simulation engine, no more bidirectional devices allowed
|
2021-10-30 03:12:06 +02:00 |
Stefan Frederik
|
f00b27d97d
|
interrupting xschem digital simulation with "Simulation->Forced stop tcl scripts" was leaving "tclstop" variable set, causing following simulation to produce erroneousr results. Any new sim resets the flag to 0.
|
2021-09-25 16:16:30 +02:00 |
Stefan Frederik
|
86bafe1f9b
|
remove unconnected components in switch_level_sim.sch
|
2021-01-14 18:53:50 +01:00 |
Stefan Frederik
|
934e16ab87
|
uniquify __UNCONNECTED_NODE__ by appending a unique number to avoid shorting multiple missing connecting nodes
|
2021-01-14 18:12:02 +01:00 |
Stefan Frederik
|
afef3e059f
|
better handle simulation interruption
|
2021-01-12 22:07:27 +01:00 |
Stefan Frederik
|
397d8397e6
|
some schematic editing
|
2021-01-12 18:45:34 +01:00 |
Stefan Frederik
|
6bb6553ea6
|
add simulation driver in switch_level_sim.sch
|
2021-01-12 18:35:19 +01:00 |
Stefan Frederik
|
f1b3a2d3b1
|
sample schematic updates
|
2021-01-12 03:07:20 +01:00 |
Stefan Frederik
|
dddaae5099
|
removed redundant update_conn_cues() in some graphic operations; lower priority mux operator for logic sim, Dont change logic value added ("U"), ability to simulate bidirectional switches and simple logic MOS transistor networks. added sample circuits.
|
2021-01-12 00:47:56 +01:00 |