luke
/
xschem
mirror of https://github.com/StefanSchippers/xschem.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

add extension to generators in generator/ examples

This commit is contained in:
stefan schippers 2023-05-06 09:27:10 +02:00
parent b233963079
commit a1c2ef5b54
4 changed files with 7 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

0
xschem_library/generators/mosgen → xschem_library/generators/mosgen.tcl
View File

0
xschem_library/generators/schematicgen → xschem_library/generators/schematicgen.tcl
View File

4
xschem_library/generators/symbolgen → xschem_library/generators/symbolgen.tcl
View File

@ -13,7 +13,7 @@ xvhdl_format=\"@@y <= not @@a after 90 ps;\"
xverilog_format=\"assign #90 @@y = ~@@a ;\"
format=\"@name @pinlist @symname wn=@wn lln=@lln wp=@wp lp=@lp\"
template=\"name=x1 wn=1u lln=2u wp=4u lp=2u\"
schematic=schematicgen(inv)}
schematic=schematicgen.tcl(inv)}
L 4 -40 0 -20 0 {}
L 4 -20 -20 20 0 {}
L 4 -20 -20 -20 20 {}
@ -36,7 +36,7 @@ xvhdl_format=\"@@y <= @@a after 90 ps;\"
xverilog_format=\"assign #90 @@y = @@a ;\"
format=\"@name @pinlist @symname wn=@wn lln=@lln wp=@wp lp=@lp\"
template=\"name=x1 wn=1u lln=2u wp=4u lp=2u\"
schematic=schematicgen(buf)}
schematic=schematicgen.tcl(buf)}
L 4 20 0 40 0 {}
L 4 -40 0 -20 0 {}
L 4 -20 -20 20 0 {}

10
xschem_library/generators/test_symbolgen.sch
View File

@ -73,11 +73,11 @@ N 470 -640 520 -640 {
lab=IN}
N 600 -640 660 -640 {
lab=IN_BUF3}
C {symbolgen(inv, @ROUT )} 150 -460 0 0 {name=x1
C {symbolgen.tcl(inv, @ROUT )} 150 -460 0 0 {name=x1
tclcommand="edit_file [abs_sym_path symbolgen]"
ROUT=1200}
C {lab_pin.sym} 30 -520 0 0 {name=p1 lab=IN}
C {symbolgen(buf, @ROUT )} 150 -560 0 0 {name=x3
C {symbolgen.tcl(buf, @ROUT )} 150 -560 0 0 {name=x3
tclcommand="edit_file [abs_sym_path symbolgen]"
ROUT=1200}
C {lab_pin.sym} 310 -560 0 1 {name=p2 lab=IN_BUF}
@ -103,11 +103,11 @@ descr="load waves"
tclcommand="xschem raw_read $netlist_dir/test_symbolgen.raw tran"
}
C {my_inv.sym} 960 -460 0 0 {name=x2 ROUT=1000
schematic=schematicgen(inv)
schematic=schematicgen.tcl(inv)
tclcommand="edit_file [abs_sym_path schematicgen]"}
C {lab_pin.sym} 1120 -460 0 1 {name=p5 lab=IN_INV2}
C {my_inv.sym} 960 -560 0 0 {name=x4 ROUT=1000
schematic="schematicgen(buf,4)"
schematic="schematicgen.tcl(buf,4)"
tclcommand="edit_file [abs_sym_path schematicgen]"}
C {lab_pin.sym} 1120 -560 0 1 {name=p7 lab=IN_BUF2}
C {vdd.sym} 620 -470 0 0 {name=l2 lab=VCC}
@ -116,7 +116,7 @@ C {lab_pin.sym} 840 -520 0 0 {name=p9 lab=IN}
C {parax_cap.sym} 1080 -550 0 0 {name=C3 gnd=0 value=100f m=1}
C {parax_cap.sym} 1080 -450 0 0 {name=C4 gnd=0 value=100f m=1}
C {noconn.sym} 840 -560 0 0 {name=l3}
C {symbolgen()} 560 -640 0 0 {name=x5
C {symbolgen.tcl()} 560 -640 0 0 {name=x5
tclcommand="edit_file [abs_sym_path symbolgen]"
ROUT=1200}
C {lab_pin.sym} 470 -640 0 0 {name=p4 lab=IN}