luke/xschem
1
0
Fork 0
mirror of https://github.com/StefanSchippers/xschem.git synced 2026-08-22 06:07:29 +02:00
Code Issues Packages Projects Releases Wiki Activity

title symbol logo updates

Browse Source
This commit is contained in:
stefan schippers
2024-03-09 05:39:38 +01:00
parent 218d4ad3f2
commit 2505ffe594
2 changed files with 8 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files
xschem_library/devices/title-2.sym
+4 -3
View File
@@ -1,4 +1,4 @@
v {xschem version=3.4.4 file_version=1.2 v {xschem version=3.4.5 file_version=1.2
* *
* This file is part of XSCHEM, * This file is part of XSCHEM,
* a schematic capture and Spice/Vhdl/Verilog netlisting tool for circuit * a schematic capture and Spice/Vhdl/Verilog netlisting tool for circuit
@@ -41,10 +41,11 @@ L 4 2110 -80 3430 -80 {}
L 4 2740 -80 2740 0 {} L 4 2740 -80 2740 0 {}
L 4 2740 -160 2740 -80 {} L 4 2740 -160 2740 -80 {}
L 4 2450 -80 2450 0 {} L 4 2450 -80 2450 0 {}
P 5 13 165 -30 135 0 165 30 145 30 125 10 105 30 85 30 115 0 85 -30 105 -30 125 -10 145 -30 165 -30 {fill=true} P 5 38 140 -15 135 -10 125 0 135 10 147.5 22.5 155 30 147.5 30 140 30 135 30 130 25 125 20 115 10 105 20 100 25 95 30 90 30 82.5 30 75 30 82.5 22.5 95 10 105 0 95 -10 82.5 -22.5 75 -30 82.5 -30 90 -30 95 -30 100 -25 105 -20 115 -10 125 -20 130 -25 135 -30 140 -30 147.5 -30 155 -30 147.5 -22.5 140 -15 {fill=true
T {SCHEM} 165 -25 0 0 1 1 {} bezier=1}
T {@time_last_modified} 2750 -60 0 0 0.8 0.8 {} T {@time_last_modified} 2750 -60 0 0 0.8 0.8 {}
T {@author} 2120 -140 0 0 0.8 0.8 {} T {@author} 2120 -140 0 0 0.8 0.8 {}
T {Page @page of @pages} 2120 -60 0 0 0.8 0.8 {} T {Page @page of @pages} 2120 -60 0 0 0.8 0.8 {}
T {@title} 2750 -120 0 0 0.6 0.6 {vcenter=true} T {@title} 2750 -120 0 0 0.6 0.6 {vcenter=true}
T {Rev. @rev} 2460 -60 0 0 0.8 0.8 {} T {Rev. @rev} 2460 -60 0 0 0.8 0.8 {}
T {SCHEM} 155 -25 0 0 1 1 {}
xschem_library/devices/title-3.sym
+4 -3
View File
@@ -1,4 +1,4 @@
v {xschem version=3.4.4 file_version=1.2 v {xschem version=3.4.5 file_version=1.2
* *
* This file is part of XSCHEM, * This file is part of XSCHEM,
* a schematic capture and Spice/Vhdl/Verilog netlisting tool for circuit * a schematic capture and Spice/Vhdl/Verilog netlisting tool for circuit
@@ -41,10 +41,11 @@ L 4 1180 -80 2500 -80 {}
L 4 1810 -80 1810 0 {} L 4 1810 -80 1810 0 {}
L 4 1810 -160 1810 -80 {} L 4 1810 -160 1810 -80 {}
L 4 1520 -80 1520 0 {} L 4 1520 -80 1520 0 {}
P 5 13 165 -30 135 0 165 30 145 30 125 10 105 30 85 30 115 0 85 -30 105 -30 125 -10 145 -30 165 -30 {fill=true} P 5 38 140 -15 135 -10 125 0 135 10 147.5 22.5 155 30 147.5 30 140 30 135 30 130 25 125 20 115 10 105 20 100 25 95 30 90 30 82.5 30 75 30 82.5 22.5 95 10 105 0 95 -10 82.5 -22.5 75 -30 82.5 -30 90 -30 95 -30 100 -25 105 -20 115 -10 125 -20 130 -25 135 -30 140 -30 147.5 -30 155 -30 147.5 -22.5 140 -15 {fill=true
T {SCHEM} 165 -25 0 0 1 1 {} bezier=1}
T {@time_last_modified} 1820 -60 0 0 0.8 0.8 {} T {@time_last_modified} 1820 -60 0 0 0.8 0.8 {}
T {@author} 1190 -140 0 0 0.8 0.8 {} T {@author} 1190 -140 0 0 0.8 0.8 {}
T {Page @page of @pages} 1190 -60 0 0 0.8 0.8 {} T {Page @page of @pages} 1190 -60 0 0 0.8 0.8 {}
T {@title} 1820 -120 0 0 0.6 0.6 {vcenter=true} T {@title} 1820 -120 0 0 0.6 0.6 {vcenter=true}
T {Rev. @rev} 1530 -60 0 0 0.8 0.8 {} T {Rev. @rev} 1530 -60 0 0 0.8 0.8 {}
T {SCHEM} 155 -25 0 0 1 1 {}