luke
/
xschem
mirror of https://github.com/StefanSchippers/xschem.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

update documentation for verilogprefix attr.

This commit is contained in:
stefan schippers 2022-11-22 18:09:43 +01:00
parent 1a01114af4
commit 01df7876d7
1 changed files with 5 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
doc/xschem_man/symbol_property_syntax.html
View File

@ -333,6 +333,11 @@ m5 net1 b net2 VSSPIN nlv w=wn l=ln geomod=0 m=1
<kbd>extra="VPWR VGND subckt"</kbd> since <kbd>subckt</kbd> is probably a spice attribute and you don't
want it in verilog.
</p>
<li><kbd>verilogprefix</kbd></li>
<p>
If this attribute is defined in symbol it will be used as a prefix to the symbol name and subcircuit
expansion in verilog netlists.
</p>
<li><kbd>dir</kbd></li>
<p>
Defines the direction of a symbol pin. Allowed values are <kbd>in</kbd>, <kbd>out</kbd>, <kbd>inout</kbd>.