20 lines
344 B
Systemverilog
20 lines
344 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
// SPDX-FileCopyrightText: 2022 Wilson Snyder
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t ( /*AUTOARG*/
|
|
// Inputs
|
|
clk,
|
|
unk,
|
|
mi
|
|
);
|
|
|
|
input clk;
|
|
input unk;
|
|
output mi;
|
|
|
|
assign mi = unk[3:2];
|
|
endmodule
|