23 lines
388 B
Systemverilog
23 lines
388 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
// SPDX-FileCopyrightText: 2008 Wilson Snyder
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t (
|
|
a,
|
|
z
|
|
);
|
|
input a;
|
|
output z;
|
|
|
|
assign b = 1'b1;
|
|
|
|
or OR0 (nt0, a, b);
|
|
|
|
logic [1:0] dummy_ip;
|
|
assign {dummy1, dummy2} = dummy_ip;
|
|
|
|
assign z = nt0;
|
|
endmodule
|