21 lines
385 B
Systemverilog
21 lines
385 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain
|
|
// SPDX-FileCopyrightText: 2024 Antmicro
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
class cls;
|
|
task t;
|
|
t;
|
|
endtask
|
|
task pre_randomize;
|
|
t;
|
|
endtask
|
|
endclass
|
|
module t;
|
|
cls obj;
|
|
task static t;
|
|
int _ = obj.randomize() with {1 == 1;};
|
|
endtask
|
|
endmodule
|