mirror of
https://github.com/verilator/verilator.git
synced 2026-09-07 10:01:11 +02:00
9 lines
227 B
Systemverilog
9 lines
227 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain
|
|
// SPDX-FileCopyrightText: 2025 Antmicro
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module emptyModule;
|
|
endmodule
|