27 lines
528 B
Systemverilog
27 lines
528 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
// SPDX-FileCopyrightText: 2020 Wilson Snyder
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
primitive t_gate(dout1, dout2, a, b, c);
|
|
output dout1, dout2;
|
|
input a, b, c;
|
|
|
|
table
|
|
x 0 1 : 1;
|
|
0 ? 1 : 1;
|
|
0 1 0 : 0;
|
|
1 1 ? : 1;
|
|
1 0 0 : 0;
|
|
0 0 0 : 1;
|
|
|
|
endtable
|
|
endprimitive
|
|
|
|
module top (a, b, c, o1, o2);
|
|
input a, b, c;
|
|
output o1, o2;
|
|
t_gate(o1, o2, a, b, c);
|
|
endmodule
|