verilator/test_regress/t/t_trace_primitive_cc_fst.out

114 lines
1.2 KiB
Plaintext

$date
Sat Mar 14 09:17:00 2026
$end
$version
Generated by VerilatedFst
$end
$timescale
1ps
$end
$scope module top $end
$var wire 1 ! clk $end
$scope module t $end
$var wire 1 ! clk $end
$var integer 32 " cyc [31:0] $end
$var logic 1 # a $end
$var logic 1 $ b $end
$var logic 1 % z $end
$scope module sub_t_i $end
$var wire 1 # x $end
$var wire 1 $ y $end
$var wire 1 % z $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
b00000000000000000000000000000000 "
0!
$end
#10
1!
b00000000000000000000000000000001 "
#15
0!
#20
1!
b00000000000000000000000000000010 "
1#
#25
0!
#30
1!
0#
b00000000000000000000000000000011 "
1$
#35
0!
#40
1!
b00000000000000000000000000000100 "
1#
1%
#45
0!
#50
1!
0%
0#
b00000000000000000000000000000101 "
0$
#55
0!
#60
1!
b00000000000000000000000000000110 "
1#
#65
0!
#70
1!
0#
b00000000000000000000000000000111 "
1$
#75
0!
#80
1!
b00000000000000000000000000001000 "
1#
1%
#85
0!
#90
1!
0%
0#
b00000000000000000000000000001001 "
0$
#95
0!
#100
1!
b00000000000000000000000000001010 "
1#
#105
0!
#110
1!
0#
b00000000000000000000000000001011 "
1$
#115
0!
#120
1!
b00000000000000000000000000001100 "
1#
1%