20 lines
464 B
Systemverilog
20 lines
464 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
// SPDX-FileCopyrightText: 2020 Wilson Snyder
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
/* verilator lint_off PINNOTFOUND */
|
|
module a;
|
|
localparam A = 1;
|
|
generate
|
|
if (A == 0) begin
|
|
b b_inst1 (.x(1'b0)); // nonexistent port
|
|
b #(.PX(1'b0)) b_inst2 (); // nonexistent parameter
|
|
end
|
|
endgenerate
|
|
endmodule
|
|
|
|
module b;
|
|
endmodule
|