25 lines
517 B
Systemverilog
25 lines
517 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module for issue #221
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
// SPDX-FileCopyrightText: 2023 Julien Margetts (Originally provided by Adrien Le Masle)
|
|
// SPDX-License-Identifier: Unlicense
|
|
|
|
module verilator_latch (
|
|
input logic state,
|
|
output logic [31:0] b
|
|
);
|
|
|
|
function logic [31:0] toto();
|
|
logic [31:0] res;
|
|
res = 10;
|
|
return res;
|
|
endfunction
|
|
|
|
always_comb begin
|
|
b = 0;
|
|
if (state) b = toto();
|
|
end
|
|
|
|
endmodule
|
|
;
|