25 lines
613 B
Systemverilog
25 lines
613 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module for issue #1609
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
// SPDX-FileCopyrightText: 2020 Julien Margetts
|
|
// SPDX-License-Identifier: Unlicense
|
|
|
|
module t ( /*AUTOARG*/
|
|
i,
|
|
o
|
|
);
|
|
|
|
input [1:0] i;
|
|
output reg [1:0] o;
|
|
|
|
// This should not detect a latch as all options are covered
|
|
always @* begin
|
|
if (i == 2'b00) o = 2'b11;
|
|
else if (i == 2'b01) o = 2'b10;
|
|
else if (i == 2'b10) o = 2'b01;
|
|
else if (i == 2'b11) o = 2'b00;
|
|
else o = 2'b00; // Without this else a latch is (falsely) detected
|
|
end
|
|
|
|
endmodule
|