14 lines
370 B
Systemverilog
14 lines
370 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// A test of the +verilog2001ext+ and +verilog2005ext+ flags.
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
// SPDX-FileCopyrightText: 2019 Wilson Snyder
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
// verilator lint_off SYMRSVDWORD
|
|
|
|
module t(input do);
|
|
t_langext_order_sub sub (.do(do));
|
|
endmodule
|