14 lines
288 B
Systemverilog
14 lines
288 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
// SPDX-FileCopyrightText: 2019 Wilson Snyder
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
//bug1587
|
|
module t;
|
|
reg a[0];
|
|
reg b;
|
|
reg c;
|
|
initial c = (a != &b);
|
|
endmodule
|