7 lines
364 B
Plaintext
7 lines
364 B
Plaintext
%Error: t/t_clocking_bad1.v:14:11: Only one default clocking block allowed per module (IEEE 1800-2023 14.12)
|
|
: ... note: In instance 't'
|
|
14 | default clocking @(posedge clk);
|
|
| ^~~~~~~~
|
|
... See the manual at https://verilator.org/verilator_doc.html?v=latest for more assistance.
|
|
%Error: Exiting due to
|