19 lines
407 B
Systemverilog
19 lines
407 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
// SPDX-FileCopyrightText: 2007 Wilson Snyder
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t (
|
|
input clk
|
|
);
|
|
|
|
int cyc;
|
|
|
|
covlabel :
|
|
cover property (@(posedge clk) cyc == 5);
|
|
covlabel : // Error: Duplicate block_identifier
|
|
cover property (@(posedge clk) cyc == 5);
|
|
|
|
endmodule
|