17 lines
325 B
Systemverilog
17 lines
325 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
// SPDX-FileCopyrightText: 2026 Antmicro
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t (
|
|
input clk
|
|
);
|
|
|
|
initial begin : foo
|
|
end
|
|
|
|
default clocking cb_nonexistent;
|
|
default clocking foo;
|
|
endmodule
|