Logo
Explore Help
Sign In
luke/verilator
Watch 1
Star 0
Fork 0
mirror of https://github.com/verilator/verilator.git synced 2026-10-06 10:03:44 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
d1af69f91d43ab5bb2c559a9ab4e07db78d98e2c
verilator/test_regress
T
History
Todd Strader c813026566 Make Syms file honor --output-split-cfuncs, bug1499.
2019-09-04 06:15:41 -04:00
..
t
Make Syms file honor --output-split-cfuncs, bug1499.
2019-09-04 06:15:41 -04:00
.gdbinit
Debug: Add default .gdbinit file
2012-03-02 20:59:47 -05:00
.gitignore
Add XSim support to driver.pl, bug1493.
2019-08-29 17:00:49 -04:00
driver.pl
Fix make test with no VERILATOR_ROOT, bug1494.
2019-09-01 11:15:42 -04:00
input.vc
Tests: Check for and remove trailing newlines
2019-05-13 19:47:52 -04:00
input.xsim.vc
Add XSim support to driver.pl, bug1493.
2019-08-29 17:00:49 -04:00
Makefile
Tests: Default test_regress to quiet
2019-07-14 15:04:19 -04:00
Makefile_obj
Copyright year update.
2019-01-03 19:17:22 -05:00
vgen.pl
Internals: Detab and fix spacing style issues in tests and scripts. No functional change.
2019-05-07 22:34:09 -04:00
Powered by Gitea Version: 1.27.2 Page: 294ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API