Geza Lore cf111d2e1f Do not create aliases for forced port signals (#5105) ... + don't remove forced signals in V3Const and Dfg Fixes #5062		2024-05-10 18:19:51 +01:00
..
t	Do not create aliases for forced port signals (#5105)	2024-05-10 18:19:51 +01:00
.gdbinit	…
.gitignore	…
CMakeLists.txt	…
Makefile	Make installation relocatable, and the installation testable (#4927)	2024-03-01 00:08:28 +00:00
Makefile_obj	…
driver.pl	tests: disable ASLR for t_trace_ub_misaligned_address (#5075)	2024-04-29 15:38:00 +01:00
input.vc	Tests: Avoid verilated.v include in most tests	2024-02-27 18:08:37 -05:00
input.xsim.vc	Tests: Avoid verilated.v include in most tests	2024-02-27 18:08:37 -05:00