11 lines
317 B
Plaintext
11 lines
317 B
Plaintext
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
// SPDX-FileCopyrightText: 2025 Wilson Snyder
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
`verilator_config
|
|
lint_off --rule UNDRIVEN
|
|
// Checks UNUSED delegation to UNUSEDSIGNAL etc
|
|
lint_off --rule UNUSED
|