48 lines
1.2 KiB
Systemverilog
48 lines
1.2 KiB
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
// SPDX-FileCopyrightText: 2005 Wilson Snyder
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t (
|
|
input clk
|
|
);
|
|
|
|
parameter [31:0] TWENTY4 = 24;
|
|
parameter [31:0] PA = TWENTY4 / 8;
|
|
parameter [1:0] VALUE = 2'b10;
|
|
parameter [5:0] REPL = {PA{VALUE}};
|
|
parameter [7:0] CONC = {REPL, VALUE};
|
|
|
|
parameter DBITS = 32;
|
|
parameter INIT_BYTE = 8'h1F;
|
|
parameter DWORDS_LOG2 = 7;
|
|
parameter DWORDS = (1 << DWORDS_LOG2);
|
|
parameter DBYTES = DBITS / 8;
|
|
// verilator lint_off ASCRANGE
|
|
reg [DBITS-1:0] mem[0:DWORDS-1];
|
|
// verilator lint_on ASCRANGE
|
|
|
|
integer i;
|
|
|
|
integer cyc = 1;
|
|
always @(posedge clk) begin
|
|
cyc <= cyc + 1;
|
|
if (cyc == 1) begin
|
|
if (REPL != {2'b10, 2'b10, 2'b10}) $stop;
|
|
if (CONC != {2'b10, 2'b10, 2'b10, 2'b10}) $stop;
|
|
end
|
|
if (cyc == 2) begin
|
|
for (i = 0; i < DWORDS; i = i + 1) mem[i] = {DBYTES{INIT_BYTE}};
|
|
end
|
|
if (cyc == 3) begin
|
|
for (i = 0; i < DWORDS; i = i + 1) if (mem[i] != {DBYTES{INIT_BYTE}}) $stop;
|
|
end
|
|
if (cyc == 9) begin
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
end
|
|
|
|
endmodule
|