17 lines
321 B
Systemverilog
17 lines
321 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
// SPDX-FileCopyrightText: 2022 Wilson Snyder
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t;
|
|
|
|
logic [31:0] a;
|
|
|
|
initial begin
|
|
a = 1234;
|
|
if (a ==? 1.0) $stop; // Bad
|
|
end
|
|
|
|
endmodule
|