18 lines
302 B
Systemverilog
18 lines
302 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
// SPDX-FileCopyrightText: 2019 Wilson Snyder
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t;
|
|
|
|
int u1;
|
|
int u1;
|
|
int u1;
|
|
int u1;
|
|
int u1;
|
|
int u1;
|
|
int u1;
|
|
|
|
endmodule
|