14 lines
319 B
Systemverilog
14 lines
319 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
// SPDX-FileCopyrightText: 2003 Wilson Snyder
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
typedef enum { HIDE_VALUE = 0 } hide_enum_t;
|
|
|
|
module t;
|
|
|
|
typedef enum { HIDE_VALUE = 0 } hide_enum_t;
|
|
|
|
endmodule
|