19 lines
377 B
Systemverilog
19 lines
377 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
// SPDX-FileCopyrightText: 2022 Antmicro Ltd
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t(/*AUTOARG*/
|
|
// Inputs
|
|
clk
|
|
);
|
|
input clk;
|
|
|
|
default clocking @(posedge clk);
|
|
endclocking
|
|
|
|
default clocking @(posedge clk);
|
|
endclocking
|
|
endmodule
|