14 lines
311 B
Systemverilog
14 lines
311 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain.
|
|
// SPDX-FileCopyrightText: 2022 Wilson Snyder
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t;
|
|
initial begin
|
|
casex (1'bx) inside
|
|
default: $stop;
|
|
endcase
|
|
end
|
|
endmodule
|