30 lines
732 B
Plaintext
30 lines
732 B
Plaintext
$version Generated by VerilatedVcd $end
|
|
$timescale 1ps $end
|
|
$scope module $rootio $end
|
|
$upscope $end
|
|
$scope module t $end
|
|
$scope module sub_a $end
|
|
$var wire 32 ( ADD [31:0] $end
|
|
$var wire 32 " cyc [31:0] $end
|
|
$var wire 32 # value [31:0] $end
|
|
$scope module deep_i $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$scope module sub_b $end
|
|
$var wire 32 * ADD [31:0] $end
|
|
$var wire 32 " cyc [31:0] $end
|
|
$var wire 32 % value [31:0] $end
|
|
$scope module deep_i $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$enddefinitions $end
|
|
|
|
|
|
#0
|
|
b00000000000000000000000000000000 "
|
|
b00000000000000000000000000001010 #
|
|
b00000000000000000000000000010100 %
|
|
b00000000000000000000000000001010 (
|
|
b00000000000000000000000000010100 *
|