Files
verilator/src
Yutetsu TAKATSUKASA b08c694cd6 Fix wrong bit op tree optimization (#3185)
* Add a test to reproduce bug3182. Run the same HDL with -Oo to confirm the result is same.

* Hopefully fix #3182. The result can be 0 only when polarity is true (no AstNot is found during traversal).
2021-11-06 12:31:50 +09:00
..
2021-01-01 10:29:54 -05:00
2021-04-06 18:07:28 -04:00
2021-07-12 14:53:40 +01:00
2021-08-18 22:00:09 +01:00
2021-07-25 01:07:07 +00:00
2021-01-01 10:29:54 -05:00
2021-01-01 10:29:54 -05:00
2021-07-12 14:53:40 +01:00