Logo
Explore Help
Sign In
luke/verilator
Watch 1
Star 0
Fork 0
mirror of https://github.com/verilator/verilator.git synced 2026-10-05 17:43:31 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
aaaf8e75af906c8fa51abde09f386e671e60ab09
verilator/examples/make_tracing_sc
T
History
Larry Doolittle 9f9c84aa64 Internals: Avoid using <tab> in the middle of lines (#3913)
2023-01-29 22:39:22 -05:00
..
.gitignore
Rename examples in prep for CMake.
2019-10-06 10:32:49 -04:00
input.vc
Rename examples in prep for CMake.
2019-10-06 10:32:49 -04:00
Makefile
Add --get-supported to determine what features are in Verilator (#3688).
2022-10-20 21:42:30 -04:00
Makefile_obj
Internals: Avoid using <tab> in the middle of lines (#3913)
2023-01-29 22:39:22 -05:00
sc_main.cpp
Prefer std:: in examples
2022-11-27 08:32:34 -05:00
sub.v
Add SPDX license identifiers. No functional change.
2020-03-21 11:24:24 -04:00
top.v
Tests: Standardize verilog indentation.
2020-04-05 21:53:24 -04:00
Powered by Gitea Version: 1.27.2 Page: 85ms Template: 1ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API