16 lines
562 B
Plaintext
16 lines
562 B
Plaintext
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2022 by Antmicro Ltd.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
`verilator_config
|
|
|
|
timing_off --file "t/t_vlt_timing.v"
|
|
timing_on -file "t/t_vlt_timing.v" --lines 23
|
|
// Bug here. This line should make no difference.
|
|
//timing_off --file "t/t_vlt_timing.v" --lines 22-24
|
|
timing_on --file "t/t_vlt_timing.v" --lines 23
|
|
timing_off -file "t/t_vlt_timing.v" -lines 26-34
|
|
timing_on -file "t/t_vlt_timing.v" -lines 35-38
|