106 lines
1.1 KiB
Plaintext
106 lines
1.1 KiB
Plaintext
$version Generated by VerilatedVcd $end
|
|
$timescale 1ps $end
|
|
$scope module top $end
|
|
$var wire 1 & clk $end
|
|
$scope module t $end
|
|
$var wire 1 & clk $end
|
|
$var wire 32 " cyc [31:0] $end
|
|
$var wire 1 # a $end
|
|
$var wire 1 $ b $end
|
|
$var wire 1 % z $end
|
|
$scope module sub_t_i $end
|
|
$var wire 1 # x $end
|
|
$var wire 1 $ y $end
|
|
$var wire 1 % z $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$enddefinitions $end
|
|
|
|
|
|
#0
|
|
b00000000000000000000000000000000 "
|
|
0#
|
|
0$
|
|
0%
|
|
0&
|
|
#10
|
|
b00000000000000000000000000000001 "
|
|
1&
|
|
#15
|
|
0&
|
|
#20
|
|
b00000000000000000000000000000010 "
|
|
1#
|
|
1&
|
|
#25
|
|
0&
|
|
#30
|
|
b00000000000000000000000000000011 "
|
|
0#
|
|
1$
|
|
1&
|
|
#35
|
|
0&
|
|
#40
|
|
b00000000000000000000000000000100 "
|
|
1#
|
|
1%
|
|
1&
|
|
#45
|
|
0&
|
|
#50
|
|
b00000000000000000000000000000101 "
|
|
0#
|
|
0$
|
|
0%
|
|
1&
|
|
#55
|
|
0&
|
|
#60
|
|
b00000000000000000000000000000110 "
|
|
1#
|
|
1&
|
|
#65
|
|
0&
|
|
#70
|
|
b00000000000000000000000000000111 "
|
|
0#
|
|
1$
|
|
1&
|
|
#75
|
|
0&
|
|
#80
|
|
b00000000000000000000000000001000 "
|
|
1#
|
|
1%
|
|
1&
|
|
#85
|
|
0&
|
|
#90
|
|
b00000000000000000000000000001001 "
|
|
0#
|
|
0$
|
|
0%
|
|
1&
|
|
#95
|
|
0&
|
|
#100
|
|
b00000000000000000000000000001010 "
|
|
1#
|
|
1&
|
|
#105
|
|
0&
|
|
#110
|
|
b00000000000000000000000000001011 "
|
|
0#
|
|
1$
|
|
1&
|
|
#115
|
|
0&
|
|
#120
|
|
b00000000000000000000000000001100 "
|
|
1#
|
|
1%
|
|
1&
|